

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Howard T. Barrett, *et. al.*

Group Art Unit: Unknown

Serial No.: ~~Not assigned yet~~ 10/605,109

Examiner: Unknown

Filed: ~~Concurrently herewith~~ 09/09/03

For: **SYSTEM AND METHOD OF AUTOMATICALLY GENERATING KEFT
DESIGN DATA**

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

**SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT
UNDER 37 C.F.R. 1.56**

Sir:

Under provisions of 37 C.F.R. 1.97 through 1.99 and pursuant to applicant's duty of disclosure under 37 C.F.R. 1.56, applicants respectfully bring the document listed on the attached Form PTO-1449 to the attention of the Examiner in charge of the above-identified application. A copy of the listed document is provided herewith for the convenience of the Examiner.

This citation does not constitute an admission that the cited reference is relevant or material to the claims nor should it be construed as a representation that no other art than that identified exists. It is merely cited as constituting related art of which the applicant is aware.


It is respectfully requested that this document be considered by the Examiner and formally made of record in this application.

Respectfully submitted,

Andrew M. Calderon
Reg. No. 38,093

McGuireWoods LLP
1750 Tysons Boulevard, Suite 1800
McLean, VA 22102
(703)712-5000
\\COM219165.1

SUPPLEMENTAL FORM PTO-1449 (Modified)				ATTY. DOCKET NO. BUR920030106US1		SERIAL NO. Unassigned 10/605,109	
LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT				APPLICANT: Howard T. Barrett, et al.			
(Use several sheets if necessary)				FILING DATE: 09/09/03 Concurrently Herewith		GROUP: Unassigned	



REFERENCE DESIGNATION								U.S. PATENT DOCUMENTS	
EXAMINER INITIALS		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)		

FOREIGN PATENT DOCUMENTS								
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
							YES	NO

OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)			
			K. Ahdoot, et al., "IBM FSD VLSI Chip Design Methodology", Proceedings of Twentieth Design Automation Conference on Design Automation, June 1983, pp. 39-45.

EXAMINER	DATE CONSIDERED
----------	-----------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.